

## 7 Extending crypto-related backdoors to other scenarios

by BSDaemon and Pirata

This article expands on the ideas introduced by Taylor Hornby’s “Prototyping an RDRAND Backdoor in Bochs” in PoC||GTFO 3:6. That article demonstrated the dangers of using instructions that generate a #VMEXIT event while in a guest virtual machine. Because a malicious VMM could compromise the randomness returned to a guest VM, it can affect the security of cryptographic operations.

In this article, we demonstrate that the newly available AES-NI instruction extensions in Intel platforms are vulnerable to a similar attack, with some additional badness. Not only guest VMs are vulnerable, but normal user-level/kernel-level applications that leverage the new instruction set are vulnerable as well, unless proper measures are in place. The reason for that is due to a mostly unknown feature of the platform, the ability to disable this instruction set.

### 7.1 Introduction

From Intel’s website,<sup>32</sup>:

Intel AES-NI is a new encryption instruction set that improves on the Advanced Encryption Standard (AES) algorithm and accelerates the encryption of data in the Intel Xeon processor family and the Intel Core processor family.

The instruction has been available since 2010.<sup>33</sup>

Starting in 2010 with the Intel Core processor family based on the 32nm Intel micro-architecture, Intel introduced a set of new AES (Advanced Encryption Standard) instructions. This processor launch brought seven new instructions. As security is a crucial part of our computing lives, Intel has continued this trend and in 2012 and [sic] has launched the 3rd Generation Intel Core Processors, codenamed Ivy Bridge. Moving forward, 2014 Intel micro-architecture code name Broadwell will support the RDSEED instruction.

On a Linux box, a simple `grep` would tell if the instruction is supported in your machine.

```
1 bsdaemon@bsdaemon.org:~# grep aes /proc/cpuinfo
2 flags       : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
3 pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx rdtscp lm
4 constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
5 aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3
6 cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic popcnt tsc_deadline_timer aes xsave avx
7 f16c rdrand lahf_lm ida arat epb xsaveopt pln pts dtherm tpr_shadow vnmi
flexpriority ept vpid fsgsbase smep erms
```

A little-known fact, though, is that the instruction set can be disabled using an internal MSR on the processor. It came to our attention while we were looking at BIOS update issues and saw a post about a machine with AES-NI showing as disabled even though it was in, fact, supported.<sup>34</sup>

Researching the topic, we came across the MSR for a Broadwell Platform: 0x13C. It will vary for each processor generation, but it is the same in Haswell and SandyBridge, according to our tests. Our machine had it locked.

```
MSR 0x13C
2 Bit      Description
0 Lock bit (always unlocked on boot time, BIOS sets it)
4 1 Not defined by default, 1 will disable AES-NI
2-32 Not sure what it does, not touched by our BIOS (probably reserved)
```

Discussing attack possibilities with a friend in another scenario—related to breaking a sandbox-like feature in the processor—we came to the idea of using it for a rootkit.

<sup>32</sup><http://www.intel.com/content/www/us/en/architecture-and-technology/advanced-encryption-standard-aes-/data-protection-aes-general-technology.html>

<sup>33</sup><https://software.intel.com/en-us/node/256280>.

<sup>34</sup>“AES-NI shows Disabled”, <http://en.community.dell.com/support-forums/servers/f/956/t/19509653>

## 7.2 The Idea

All the code that we saw that supports AES-NI is basically about checking if it is supported by the processor, via CPUID, including the reference implementations on Intel’s website. That’s why we considered the possibility of manipulating encryption in applications by disabling the extension and emulating its expected results. Not long after we had that thought, we read in the PoC||GTFO 3:6 about RDRAND.

If the disable bit is set, the AES-NI instructions will return #UD (Invalid Opcode Exception) when issued. Since the code checks for the AES-NI support during initialization instead of before each call, winning the race is easy—it’s a classic TOCTOU.

Some BIOSes will set the lock bit, thus hard-enabling the set. A write to the locked MSR then causes a general protection fault, so there are two possible approaches to dealing with this case.

First, we can set *both* the disable bit *and* the lock bit. The BIOS tries to enable the instruction, but that write is ignored. The BIOS tries to lock it, but it is ignored. That works unless the BIOS checks if the write to the MSR worked or not, which is usually not the case—in the BIOS we tested, the general protection fault handler for the BIOS just resumed execution. For beating the BIOS to this punch, one could explore the BIOS update feature, setting the TOP\_SWAP bit, which let code execute *before* BIOS.<sup>35</sup> Chipsec toolkit<sup>36</sup> TOP\_SWAP mechanism is locked.

For a Vulnerable Machine,

```
1  ### BIOS VERSION 65CN90WW
   OS      : uefi
3   Chipset:
   VID:    8086
   DID:    0154
   Name:    Ivy Bridge (IVB)
7   Long Name: Ivy Bridge CPU / Panther Point PCH
   [-] FAILED: BIOS Interface including Top Swap Mode is not locked
```

For a Protected Machine,

```
2   OS      : Linux 3.2.0-4-686-pae #1 SMP Debian 3.2.65-1+deb7u2 i686
   Platform: 4th Generation Core Processor (Haswell U/Y)
   VID:    8086
4   DID:    0A04
   CHIPSEC : 1.1.7
6   [*] BIOS Top Swap mode is disabled
   [*] BUC = 0x00000000 << Backed Up Control (RCBA + 0x3414)
8   [00] TS      = 0 << Top Swap
   [*] RTC version of TS = 0
10  [*] GCS = 0x00000021 << General Control and Status (RCBA + 0x3410)
   [00] BILD    = 1 << BIOS Interface Lock Down
12  [10] BBS      = 0
14  [+] PASSED: BIOS Interface is locked (including Top Swap Mode)
```

The problem with this approach is that software has to check if the AES-NI is enabled or not, instead of just assuming the platform supports it.

Second, we can NOP-out the BIOS code that locks the MSR. That works if BIOS modification is possible on the platform, which is often the case. There are many options to reverse and patch your BIOS, but most involve either modifying the contents of the SPI Flash chip or single-stepping with a JTAG debugger.

Because the CoreBoot folks have had all the fun there is with SPI Flash, and because folk wisdom says that JTAG isn’t feasible on Intel, we decided to throw folk wisdom out the window and go the JTAG route. We used the Intel JTAG debugger and an XDP 3 device. The algorithm used is provided in the attachment 3.

To be able to set this MSR, one needs Ring0 access, so this attack can be leveraged by a hypervisor against a guest virtual machine, similar to the RDRAND attack. But what’s interesting in this case is that it can also be leveraged by a Ring0 application against a hypervisor, guest, or any host application! We used a Linux Kernel Module to intercept the #UD; a sample prototype of that module is in attachment 6.

<sup>35</sup>“Using SMM for other purposes”, Phrack 65:7

<sup>36</sup><https://github.com/chipsec/chipsec>

### 7.3 Checking your system

You can use the Chipsec module that comes with this article to check if your system has the MSR locked. Chipsec uses a kernel module that opens an interface (a device on Linux) for its user-mode component (Python code) to request info on different elements of the platform, such as MSRs. Obviously, a kernel module could do that directly. An example of such a module is provided with this article.

Since the MSR seems to change from system to system (and is not deeply documented by Intel itself), we recommend searching your OEM BIOS vendor forums to try and guess what is that MSR's number for your platform if the value mentioned here doesn't work. Disassembling your BIOS calls for the `wrmsr` might also help. Some BIOSes offer the possibility of disabling the AES-NI set in the BIOS menu, thus making it easier to identify the code (so dump the BIOS and diff). By default, the platform initializes with the disable bit unset, i.e., with AES-NI enabled. In our case, the BIOS vendor only set the lock bit.

### 7.4 Conclusion

This article demonstrates the need for checking the platform as whole for security issues. We showed that even "safe" software can be compromised, if the configuration of the platform's elements is wrong (or not ideal). Also note that forensics tools would likely fail to detect these kinds of attacks, since they typically depend on the platform's help to dissect software.

### Acknowledgements

Neer Roggel for many excellent discussions on processor security and modern features, as well for the enlightening conversation about another attack based on disabling the AES-NI in the processor.

### Attachment 1: Patch for Chipsec

This patch is for Chipsec (<https://github.com/chipsec/chipsec>) public repository version from March 9, 2015. A better (more complete) version of this patch will be incorporated into the public repository soon.

```
diff -rNup chipsec-master/source/tool/chipsec/cfg/hsw.xml chipsec-master.new/source/tool/chipsec/cfg/hsw.xml
2 --- chipsec-master/source/tool/chipsec/cfg/hsw.xml 2015-01-23 16:07:19.000000000 -0800
+++ chipsec-master.new/source/tool/chipsec/cfg/hsw.xml 2015-03-09 19:13:55.949498250 -0700
4 @@ -39,6 +39,10 @@
5 <!--
6 <!-- ##### -->
7 <registers>
8 + <register name="IA32_AES_NI" type="msr" msr="0x13c" desc="AES-NI Lock">
9 + <field name="Lock" bit="0" size="1" desc="AES-NI Lock Bit" />
10 + <field name="AESDisable" bit="1" size="1" desc="AES-NI Disable Bit (set to disable)" />
11 + </register>
12 </registers>
13
14 </configuration>
15 \ No newline at end of file
16 +</configuration>
17 diff -rNup chipsec-master/source/tool/chipsec/modules/hsw/aes_ni.py chipsec-master.new/source/tool
18 --- chipsec-master/source/tool/chipsec/modules/hsw/aes_ni.py 1969-12-31 16:00:00.000000000 -0800
19 +++ chipsec-master.new/source/tool/chipsec/modules/hsw/aes_ni.py 2015-03-09 19:22:12.693518998
20 --- -0,0 +1,68 ---
21 +##CHIPSEC: Platform Security Assessment Framework
22 +##Copyright (c) 2010-2015, Intel Corporation
23 +##
24 +##This program is free software; you can redistribute it and/or
25 +##modify it under the terms of the GNU General Public License
26 +##as published by the Free Software Foundation; Version 2.
27 +##
28 +##This program is distributed in the hope that it will be useful,
29 +##but WITHOUT ANY WARRANTY; without even the implied warranty of
30 +##MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
31 +##GNU General Public License for more details.
```

```

32 +##
33 +##You should have received a copy of the GNU General Public License
34 +##along with this program; if not, write to the Free Software
35 +##Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
36 +##
37 +##Contact information:
38 +##chipsec@intel.com
39 +##
40 +
41 +
42 +
43 +
44 +### \addtogroup modules
45 +## __chipsec/modules/hsw/aes_ni.py__ - checks for AES-NI lock
46 +##
47 +
48 +
49 +
50 +from chipsec.module_common import *
51 +from chipsec.hal.msr import *
52 +
53 +TAGS = [MTAG_BIOS,MTAG_HWCONFIG]
54 +
55 +class aes_ni(BaseModule):
56 +
57 +    def __init__(self):
58 +        BaseModule.__init__(self)
59 +
60 +    def is_supported(self):
61 +        return True
62 +
63 +    def check_aes_ni_supported(self):
64 +        return True
65 +
66 +    def check_aes_ni(self):
67 +        self.logger.start_test( "Checking if AES-NI lock bit is set" )
68 +
69 +        aes_msr = chipsec.chipset.read_register( self.cs, 'IA32_AES_NI' )
70 +        chipsec.chipset.print_register( self.cs, 'IA32_AES_NI', aes_msr )
71 +
72 +        aes_msr_lock = aes_msr & 0x1
73 +
74 +        # We don't really care if it is enabled or not since the software needs to
75 +        # test - the only security issue is if it is not locked
76 +        aes_msr_disable = aes_msr & 0x2
77 +
78 +        # Check if the lock is not set, then ERROR
79 +        if (not aes_msr_lock):
80 +            return False
81 +
82 +        return True
83 +
84 +        # -----
85 +        # run( module_argv )
86 +        # Required function: run here all tests from this module
87 +        # -----
88 +
89 +    def run( self, module_argv ):
90 +        return self.check_aes_ni()

```

## Attachment 2: Kernel Module to check and set the AES-NI related MSRs

If for some reason you can't use Chipsec, this Linux kernel module reads the MSR and checks if the AES-NI lock bit is set.

```

1 #include <linux/module.h>
2 #include <linux/device.h>
3 #include <linux/highmem.h>
4 #include <linux/kallsyms.h>
5 #include <linux/tty.h>
6 #include <linux/ptrace.h>
7 #include <linux/version.h>
8 #include <linux/slab.h>
9 #include <asm/io.h>
10 #include "include/rop.h"
11 #include <linux/smp.h>

```

```

12 #define _GNU_SOURCE
14 #define FEATURE_CONFIG_MSR 0x13c
16 MODULE_LICENSE("GPL");
18 #define MASK_LOCK_SET          0x00000001
20 #define MASK_AES_ENABLED      0x00000002
22 #define MASK_SET_LOCK         0x00000000
24 void * read_msr_in_c(void * CPUInfo)
25 {
26     int *pointer;
27     pointer=(int *) CPUInfo;
28     asm volatile("rdmsr" : "=a"(pointer[0]), "=d"(pointer[3]) : "c"(FEATURE_CONFIG_MSR));
29     return NULL;
30 }
31 int __init
32 init_module (void)
33 {
34     int CPUInfo[4]={-1};
35
36     printk(KERN_ALERT "AES-NI testing module\n");
37
38     read_msr_in_c(CPUInfo);
39
40     printk(KERN_ALERT "read: %d %d from MSR: 0x%x \n", CPUInfo[0], CPUInfo[3],
41     FEATURE_CONFIG_MSR);
42
43     if (CPUInfo[0] & MASK_LOCK_SET)
44         printk(KERN_ALERT "MSR: lock bit is set\n");
45
46     if (!(CPUInfo[0] & MASK_AES_ENABLED))
47         printk(KERN_ALERT "MSR: AES_DISABLED bit is NOT set - AES-NI is ENABLED\n");
48
49     return 0;
50 }
51 void __exit
52 cleanup_module (void)
53 {
54     printk(KERN_ALERT "AES-NI MSR unloading \n");
55 }

```

### Attachment 3: In-target-probe (ITP) algorithm

Since we used an interface available only to Intel employees and OEM partners, we decided to at least provide the algorithm behind what we did. We started with stopping the machine execution at the BIOS entrypoint. We then defined some functions to be used through our code.

```

1  get_eip(): Get the current RIP
2  get_cs(): Get the current CS
3  get_ecx(): Get the current value of RCX
4  get_opcode(): Get the current opcode (disassembly the current instruction)
5  find_wrmsr(): Uses the get_opcode() to compare with the '300f' (wrmsr opcode) and
6     return True if found (False if not)
7  search_wrmsr():
8     while find_wrmsr() == False: step() -> go to the next instruction (single-step)
9  find_aes():
10     while True:
11         step()
12         search_wrmsr()
13         if get_ecx() == '0000013c':
14             print "Found AES MSR"
15             break

```

### Attachment 4: AES-NI Availability Test Code

This code uses the CPUID feature to see if AES-NI is available. If disabled, it will return "AES-NI Disabled". This is the reference code to be used by software during initialization to probe for the feature.

```

1 #include <stdio.h>
3 #define cpuid(level, a, b, c, d) \
asm("xchg{1}\t{%%}ebx, %1\n\t" \
5 "cpuid\n\t" \
" xchg{1}\t{%%}ebx, %1\n\t" \
7 : "=a" (a), "=r" (b), "=c" (c), "=d" (d) \
: "0" (level))
9
11 int main (int argc, char **argv) {
unsigned int eax, ebx, ecx, edx;
cpuid(1, eax, ebx, ecx, edx);
13 if (ecx & (1<<25))
printf("AES-NI Enabled\n");
15 else
printf("AES-NI Disabled\n");
17 return 0;
}

```

## Attachment 5: AES-NI Simple Assembly Code (to trigger the #UD)

This code will run normally (exit(0) call) if AES-NI is available and will cause a #UD if not.

```

Section .text
2 global _start
_start:
4 mov ebx, 0
6 mov eax, 1
aesenc xmm7, xmm1
8 int 0x80

```

## Attachment 6: #UD hooking

There are many ways to implement this, as ‘Handling Interrupt Descriptor Table for fun and profit’ in Phrack 59:4 shows. Another option, however, is to use Kprobes and hook the function `invalid_op()`.

```

#include <linux/module.h>
2 #include <linux/kernel.h>
4 int index = 0;
module_param(index, int, 0);
6
#define GET_FULL_ISR(low, high) ( ((uint32_t)(low)) | (((uint32_t)(high)) << 16) )
8 #define GET_LOW_ISR(addr) ( (uint16_t)(((uint32_t)(addr)) & 0x0000FFFF) )
#define GET_HIGH_ISR(addr) ( (uint16_t)(((uint32_t)(addr)) >> 16) )
10
uint32_t original_handlers[256];
12 uint16_t old_gs, old_fs, old_es, old_ds;
14 typedef struct _idt_gate_desc {
uint16_t offset_low;
16 uint16_t segment_selector;
uint8_t zero; // zero + reserved
18 uint8_t flags;
uint16_t offset_high;
20 } idt_gate_desc_t;
idt_gate_desc_t *gates[256];
22
void handler_implemented(void) {
24 printk(KERN_EMERG "IDT Hooked Handler\n");
}
26
void foo(void) {
28 __asm__("push %eax"); // placeholder for original handler
30 __asm__("pushw %gs");
__asm__("pushw %fs");
32 __asm__("pushw %es");
__asm__("pushw %ds");
34 __asm__("push %eax");

```

```

36     __asm__ ("push %ebp");
37     __asm__ ("push %edi");
38     __asm__ ("push %esi");
39     __asm__ ("push %edx");
40     __asm__ ("push %ecx");
41     __asm__ ("push %ebx");
42     __asm__ ("movw %0, %%ds" : : "m"(old_ds));
43     __asm__ ("movw %0, %%es" : : "m"(old_es));
44     __asm__ ("movw %0, %%fs" : : "m"(old_fs));
45     __asm__ ("movw %0, %%gs" : : "m"(old_gs));
46
47     handler_implemented();
48
49     // place original handler in its placeholder
50     __asm__ ("mov %0, %%eax" : : "m"(original_handlers[index]));
51     __asm__ ("mov %eax, 0x24(%esp)");
52
53     __asm__ ("pop %ebx");
54     __asm__ ("pop %ecx");
55     __asm__ ("pop %edx");
56     __asm__ ("pop %esi");
57     __asm__ ("pop %edi");
58     __asm__ ("pop %ebp");
59     __asm__ ("pop %eax");
60     __asm__ ("popw %ds");
61     __asm__ ("popw %es");
62     __asm__ ("popw %fs");
63     __asm__ ("popw %gs");
64
65     // ensures that "ret" will be the next instruction for the case
66     // compiler adds more instructions in the epilogue
67     __asm__ ("ret");
68 }
69
70 int init_module(void) {
71     // IDTR
72     unsigned char idtr[6];
73     uint16_t idt_limit;
74     uint32_t idt_base_addr;
75     int i;
76
77     __asm__ ("mov %%gs, %0" : "=m"(old_gs));
78     __asm__ ("mov %%fs, %0" : "=m"(old_fs));
79     __asm__ ("mov %%es, %0" : "=m"(old_es));
80     __asm__ ("mov %%ds, %0" : "=m"(old_ds));
81
82     __asm__ ("sidt %0" : "=m"(idt));
83     idt_limit = *((uint16_t *)idt);
84     idt_base_addr = *((uint32_t *)&idt[2]);
85     printk("IDT Base Address: 0x%x, IDT Limit: 0x%x\n", idt_base_addr, idt_limit);
86
87     gates[0] = (idt_gate_desc_t *) (idt_base_addr);
88     for (i = 1; i < 256; i++)
89         gates[i] = gates[i - 1] + 1;
90
91     printk("int %d entry addr %x, seg sel %x, flags %x, offset %x\n", index, gates[index], (
92         uint32_t)gates[index]->segment_selector, (uint32_t)gates[index]->flags, GET_FULL_ISR(gates[
93         index]->offset_low, gates[index]->offset_high));
94
95     for (i = 0; i < 256; i++)
96         original_handlers[i] = GET_FULL_ISR(gates[i]->offset_low, gates[i]->offset_high);
97
98     gates[index]->offset_low = GET_LOW_ISR(&foo);
99     gates[index]->offset_high = GET_HIGH_ISR(&foo);
100
101     return 0;
102 }
103
104 void cleanup_module(void) {
105     printk("cleanup entry %d\n", index);
106
107     gates[index]->offset_low = GET_LOW_ISR(original_handlers[index]);
108     gates[index]->offset_high = GET_HIGH_ISR(original_handlers[index]);
109 }

```